Few standard representations of engineering, design, and test information exist to foster exchange and re-use in any reasonable fashion during the process of developing and fielding electronic systems. Significant costs are associated with regencting and translating original data to/fiom the various Computer Aided Design and Test (CAINCA") tools that are used during system development. Industry standard data representations that provide for the exchange of engineering information between design and test activities must be developed. The exchange of this information is critical to the application of test automation technology and concurrent engineering to next and future generation electronic sys tems.
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Intmducno n
As microelectronic components and printed circuit boards become more and more complex the costs associated with supporting these products continues to increase. It is estimated that testing and support costs comprise more than 70% of the life-cycle cost of todays complex microelectronics. With complexity increasing, it is becoming more critical to reduce the cost of testing and supy01 Llg electronic systems.
System design practices that bring test engineers and design engineers together during the design process to assure that adequate attention is paid to Design For Testability (DFT), are becoming more accepted. This Integrated Product Design (IPD) approach will prove effective not only in assuring due consideration to testability issues, but will also assure improved diagnostics and reduce back-end testing and support costs.
One of the keys to improving this IPD process lies with capturing and re-using the original design data throughout the product life-cycle. Industry standard representations of the design information, testing requirements, diagnostic information, test patterns, and timing information are essential to provide for the maximum data portability and re-use. This data, along with design to test automation tools will provide the necessary automation links between design and test activities. During the requirements gathering and definition phase it became obvious that the scope of interchanges neededbetweendesign andtest was much broader than simply test stimulus and response. Additional requirements identified included the representation of diagnostic data that could be used for fault detection and localization, and information needed to support the unambiguous representation of hierarchical testing requirements for electronic systems.
Since the original PAR could not satisfy all of these requirements, a new set of PARS were submitted to the IEEE and 1029 became a family of standards that wouldcover the development of interchanges between design and test communi- In December of 1991 the broad balloting community of the IEEE approved WAVES as the Industry standard digital stimulus/response exchange format. The TASG is continuing information modeling and development of the FDL andTRSL formats. Each of the 1029 formats will be discussed in more detail later.
Problem Domain Figure 1 illustrates the information typically exchanged between design and test activities. These activities include both physical and elec-tronic design, simulation, and test.
There are currently many proprietary language formats used by various CAEKAD tool vendors for representing and utilizing this data for design automation. One problem is that the data generated by one vendor's tool cannot be readily used by the tools of another vendor. Often translations between two vendor formats are incomplete due not only to format incompatibilities but, more importantly, due to incompatibilities in data content. Further, for electronic system life-cycle support, this proprietary data becomes obsolete as quickly as the rapid and unpredictable changes in the CAD industry occur.
Another problem is that no integrated solution exists to address the complete spectrum of engineering, design, and test activities. Users may wish to exploit the strengths of various tool environments to provide a partial solution to these problems. To do so they must piece together disjoint tools and provide their own data translators and annotation methodologies. Since little attention has been paid to test automation, beyond low speed functional testing, these solutions do not adequately address the design-to-test data or the full requirements of test automation.
Until design and test information can be freely exchanged in electronic form between multiple tool environments it is unlikely that these problems will be solved. Industry standard information exchange formats will provide the mechanism for this free exchange of design and test data. Common exchange formats will also guard against data obsolescence. Since industry standards are developed by representatives of many interest groups, they tend to be more robust
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Figure 1 Design and Test Information Flow
andmorecomplete than proprietary formats which are typically designed to fill specific market niches. , Another quality that industry standards possess is inertia. Industry standards tend to evolve slowly rather than change by leaps and bounds. This is due to the large investment that users have in the tool base that utilizes the standard. Large changes in industry standards that have a broad tool base incur large expense for tool vendors.
Since tool vendors comprise a fair portion of the committees that maintain these standards it is in their best interest to assure their stability.
The following sections will present and discuss three industry standad data representations that are in various stages of development and their potential impact on the above mentioned problem domain. This model need not be fully populated; events on the waveform can be represented with only the information known at a given phase of product development. For example, during behavioral modeling the waveform events may only have meaning with regard to their state in time; the rest of the model may be "filled out" as development proceeds. The flexibility in this representation is powerful, as it allows the waveform to mature as product development matures and provides a mechanism for capturing design decisions as they occur. WAVES also provides for the transport of stimulus and expected response data from design to test. The WAVES dataportability issue is not only important for allowing the verification of the product "as built" (using the same waveforms usedin the product development) it is also critical to the assurance of the integrity of test vector sets for tester re-hosting.
The Fault Detection a nd Loca lization EDL) FDL (IEEE PAR 1029.2) will provide a standard representation for diagqostic information needed in design and test automation environments for digital modules and Printed Circuit Boards (PCB). The purpose of the FDL PAR is to establish a standard way to represent fault dictionaries independent of proprietary CAD and tester environments. As such, FDL will provide for the interchange of this information among various design and test environments. Information represented using FDL includes that required to provide the capability fox lault identification (fault type, fault location) and fault coverage. All of this data centers on information to support methods forfault detection andlocalization. FDL will equally apply to all levels of electronic systems .and support general testing (digital, analog, mixed-signal).
FDL is being designed to work in concert with the other 1029 standards (WAVES, TRSL) as well as other industry standards. WAVES vector representations will be used for fault signature descriptions by ;:id fault dictionary mechanisms of FDL. Where required, and applicable, FDL will provide "hooks" which will enable other information standards to be used in conjunction with theFDLdataformats toprovide fuller coverage of the data needed for specific fault diagnosis methods (eg. Guided Probe, Signature Analysis, etc. The TASG has developed a TRSL language requirements document that is available for review. Also, an information model of the data components and their interrelationships is being developed in EXPRESS. This model will serve as a tool for furthering the developments of the language requirements as well as exploring rudimentary language implementation issues. The Information Model will also provide schema information for database representation support for TRSL for electronic design and test data canfiguration management. Once the language requirements and information model stabilize, work will begin on the development of a Language Reference Manual (LRM) and prototype language implementations as an exchange mechanism.
Standard interchange formats are necessary to provide a common basis for communicating design and test data between multiple tool environments. Integrated design and test tool based solutions that support concurrent engineering are not likely to be realized without non-proprietary, tool independent information interchange formats. Developing these standards through industry will assure that these interchange formats are robust and complete.
Attention must be paid to supporting and automating testing processes by providing data Ifum design activities to test activities. Data standards will provide acrucial link that supports tnis flow of design information. Further, design and test engineers need to work together "up-front" to assure that testability issues become design issues.
